

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Original) A method comprising:
producing in a first engine thread included in a processor that processes packets, a vector that represents content of a packet; and
storing the vector in a memory associated with the processor such that the vector is accessible by a second engine thread included in the processor.
2. (Original) The method of claim 1, wherein producing the vector includes grouping and summing the content of the packet to produce vector elements.
3. (Original) The method of claim 1, further comprising:
updating the vector on the second engine thread included in the processor.
4. (Original) The method of claim 3, further comprising:
storing the updated vector in the memory such that the updated vector is accessible by a third engine thread included in the processor.
5. (Original) The method of claim 1, wherein the vector is representable as
$$C = (C_1, C_2, \dots, C_n) = \left(\sum_i B_{i,1}, \sum_i B_{i,2}, \dots, \sum_i B_{i,n} \right).$$
6. (Original) The method of claim 3, wherein updating the vector includes subtracting a byte from an element included in the vector.

7. (Original) The method of claim 3, wherein updating the vector includes rotating elements included in the vector.

8. (Original) The method of claim 3, wherein the updated vector is used to determine a numerical value that represents the content of the packet.

9. (Original) The method of claim 8, wherein the numerical value is inserted into the packet.

10. (Original) The method of claim 8, wherein the numerical value is used to verify payload of the packet.

11. (Currently Amended) A computer program product, tangibly embodied in an ~~information carrier~~ a machine readable storage device, for monitoring content of a packet, the computer program product being operable to cause a machine to:

produce in a first engine thread included in a processor that processes packets, a vector that represents content of the packet; and

store the vector in a memory associated with the processor such that the vector is accessible by a second engine thread included in the processor.

12. (Original) The computer program product of claim 11, wherein producing the vector includes grouping and summing the content of the packet to produce vector elements.

13. (Original) The computer program product of claim 11 being further operable to cause a machine to:

update the vector on the second engine thread included in the processor.

14. (Original) The computer program product of claim 13 being further operable to cause a machine to:

store the updated vector in the memory such that the updated vector is accessible by a third engine thread included in the processor.

15. (Original) The computer program product of claim 11, wherein the vector is representable as $C = (C_1, C_2, \dots, C_n) = \left(\sum_i B_{i,1}, \sum_i B_{i,2}, \dots, \sum_i B_{i,n} \right)$.

16. (Original) The computer program product of claim 13, wherein updating the vector includes subtracting a byte from an element included in the vector.

17. (Original) The computer program product of claim 13, wherein updating the vector includes rotating elements included in the vector.

18. (Original) The computer program product of claim 13, wherein the updated vector is used to determine a numerical value that represents the content of the packet.

19. (Original) The computer program product of claim 18, wherein the numerical value is inserted into the packet.

20. (Original) The computer program product of claim 18, wherein the numerical value is used to verify payload of the packet.

21. (Original) A packet verifier comprises:
a process to produce in a first engine thread included in a processor that processes packets, a vector that represents content of a packet; and
a process to store the vector in a memory associated with the processor such that the vector is accessible by a second engine thread included in the processor.

22. (Original) The packet verifier of claim 21, wherein producing the vector includes grouping and summing the content of the packet to produce vector elements.

23. (Original) The packet verifier of claim 21, further comprises:
a process to update the vector on the second engine thread included in the processor.

24. (Original) The packet verifier of claim 23, further comprises:
a process to store the updated vector in the memory such that the updated vector is accessible by a third engine thread included in the processor.

25. (Original) The packet verifier of claim 21, wherein the vector is representable as

$$C = (C_1, C_2, \dots, C_n) = \left(\sum_i B_{i,1}, \sum_i B_{i,2}, \dots, \sum_i B_{i,n} \right).$$

26. (Original) The packet verifier of claim 23, wherein updating the vector includes subtracting a byte from an element included in the vector.

27. (Original) The packet verifier of claim 23, wherein updating the vector includes rotating elements included in the vector.

28. (Original) The packet verifier of claim 23, wherein the updated vector is used to determine a numerical value that represents the content of the packet.

29. (Original) The packet verifier of claim 28, wherein the numerical value is inserted into the packet.

30. (Original) The packet verifier of claim 28, wherein the numerical value is used to verify payload of the packet.

31. (Original) A system comprising:
a network processor capable of,
producing in a first engine thread included in the network processor, a vector that represents content of a packet, and
storing the vector in a memory associated with the processor such that the vector is accessible by a second engine thread included in the network processor.

32. (Original) The system of claim 31, wherein producing the vector includes grouping and summing the content of the packet to produce vector elements.

33. (Original) The system of claim 31, wherein the network processor is further capable of:
updating the vector on the second engine thread included in the network processor.

34. (Original) A network forwarding device comprising:
an input port for receiving packets;
an output for delivering the received packets; and
a network processor capable of,
producing in a first engine thread included in the network processor, a vector that represents content of a packet, and
storing the vector in a memory associated with the network processor such that the vector is accessible by a second engine thread included in the network processor.

35. (Original) The system of claim 34, wherein producing the vector includes grouping and summing the content of the packet to produce vector elements.

Applicant : Pawel Pieczul
Serial No. : 10/661,365
Filed : September 11, 2003
Page : 7 of 9

Attorney's Docket No.: 10559-872001 / P17391

36. (Original) The system of claim 34, wherein the network processor is further capable of updating the vector on the second engine thread included in the network processor.

37-39. (Canceled)